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Abstract 
The requirements of device under the multi-mission of monitoring, protecting, controlling and communicating is 
discussed in this paper to bring forward a design of dual CPU structure with ARM & DSP for microprocessor 
protection. Via the comparative analysis of several common algorithms, the algorithm of FFT, which can make the 
controlling of calculation accuracy easier and has a filter feature inherently, is selected to analyze the sampling data 
of protector and calculates relative electrical parameters. Relevant program is written for distance protection in 110 
kV transmissions, then debugging on software and hardware is made. The results show that the design of DSP & 
ARM based-microprocessor protection presented in this paper is feasible; such a device has simple and reliable 
circuit structure and is expandable in both software and hardware. 
 
© 2011 Published by Elsevier Ltd. Selection and/or peer-review under responsibility of [name organizer] 
 
Keywords-DSP;ARM;software;FFT; algorithm;frequency 
1. The major designing principles 
The fault information mainly consists of two parts, the digital part and the analogue one, when the 
power grid is malfunctioning. The design of dual CPU structure with ARM & DSP for microprocessor 
protection achieves functions separately. ARM controls the data acquisition, data conversion, logic 
operation, man-machine interaction and DSP completes in the system the signal processing, the data 
processing, communication with the computer and the printout and so on. This system adopted modular 
design ideals to realize accurate fault positioning. At the same time developers can add new functions 
expediently. Fig.1 shows the framework of the system.  
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Figure 1. Schematic Diagram of Dual-CPU System 
2. The software structure 
The software flow of the system is showed in Fig.2, the initialization work must be done by both DSP 
and ARM after electrification or reset: 
First, it is need to initialize the programmatic interface, configure the ports, give an initial value to the 
output ports and ensure that all export relays are not active.  
Second, self-test of the hardware and software is executed to ensure that the device is in a good 
condition and give an alarm about any abnormal situation. 
For DSP, it is need to get states of all the switching value and save them, clear the flag word, initialize 
sampling unit and set the position of indicator and spacing interval of sampling. 
DSP and ARM organically constituted a whole system of which functions are distributed and all the 
functions cooperate perfectly.Fig.2(a) shows the flow chart of the DSP protect system. After initialization, 
we should open the interrupt service. The flow chart of sample interrupt disposal program is showed in 
Fig.2(b). After A/D conversion is done by data acquisition unit, DSP deals preparatorily with the original 
data and calculates the electrical parameters. At the same time, it will analyze and judge the start of 
protection components in real time. Whether the system is in normal state or abnormal state is judged by 
the start logic of sampling programme. If the fails are detected, the analysis program to analyze failure 
will do something combined with the input. And finally the calculated result of the electrical parameters 
and the judgment will be sent to ARM via SPI bus. 
Fig.2(c) shows the flow chart of the ARM system. ARM communicates with DSP by SPI and it 
receives the data sent by DSP and displays it. The ARM will judge that whether an alarm is needed and 
record faulty data. At the same time, it will be responsible for communicating with principal computer. In 
this system, the fault recorder is set as default. If this function will be added, an additional E2PROM is 
needed. 
3. Algorithm of microprocessor-based protective relaying 
The microcomputer protection algorithm is one of the key problems of protective relay device. The 
precision and speed of the system are major considerations. The window 
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（a）DSP Sub-system Program；（b）InterruptProgram of Regular Sampling；（c）DSP Sub-system Program 
Figure 2 System Process Flow Diagram 
Length and workload influence the speed of algorithm; the two factors are always paradox. Higher 
precision requires more sampling point while it means greater calculating amount and lower speed. 
Besides, the influence of high order harmonic frequencies should be considered. Accurate measurement 
and exact computation need the filtering task while measuring and controlling integrated system has to 
analyze the harmonic signal. 
In this paper fast Fourier transform is selected as the basic algorithm for protection. The flow chart is 
showed in Fig.3. 
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Figure 3 Basic Flow of Fourier Transform  
Fourier algorithm includes the process of multiplication complex and plural addition, its calculation 
amount increases at an exponential function with N increase. FFT is brought up to decrease the 
calculation amount. It can be classified into two types: Decimation in Frequency-FFT (DIF-FFT) and 
Decimation in Time-FFT (DIT-FFT).For DIF-FFT, bit reversal should be done when the calculation is 
finished while for DIT-FFT this process must be done at the time of sampling. The greatest merit of this 
process is to save time, so we usually adopt the DIT-FFT algorithm. Its bit reversal may be completed by 
the following program module: 
for （it=0; it<=n-1; it++） 
{ m=it; is=0; 
for （i=0; i<=k-1; i++） 
{ 
  j=m/2; is=2*is+(m-2*j); m=j; 
} 
fr[it]=pr[is]; fi[it]=pi[is]; 
…… 
In addition, some supporting calculations to reduce computation, such as carrying out the N-1 length of 
the roundabout Rader convolution algorithm using the DFT of which points are N(N is a prime number); 
the Winograd algorithm from a point of view of polynomial and the Cooley-Tukey algorithm and 
Rader-Brenner algorithm using of periodic rotation factor. The most common is the Cooley-Tukey 
algorithm, which is the usual sense of the butterfly operation. 
The discrete Fourier transform of the sampled discrete-time signal x(n)（n=0，l，……，N-1）is 
defined by butterfly operation as the following:  
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and is separated into the sum of two sequences. 
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Among them, nNW  is the rotation factor with periodicity and conjugate symmetry. 
For periodic sampling of a value of 64 points, FFT uses the characteristics of twiddle factors and the 
64-point sequence can be divided into two 32-point sequence. Odd / even sequences are transformed by 
DFT, and then 32points are decomposed to DFT operation unit in pairs. Well, compared to DFT which 
requires642=4096 multiplications and 64× (64-1) =4032 addition operation, FFT transform only need 
(64/2) ×log264=192 times multiplication and 64×log264=384 times addition operation, the speed of 
operation is improved significantly. 
Procedures are as follows: 
for （j=0; j<=（nv/2）-1; j++） 
{  p=pr[m*j]*fr[it+j+nv/2]; 
q=pi[m*j]*fi[it+j+nv/2]; 
s=pr[m*j]+pi[m*j]; 
s=s*（fr[it+j+nv/2]+fi[it+j+nv/2]）; 
poddr=p-q; poddi=s-p-q; 
fr[it+j+nv/2]=fr[it+j]-poddr; 
fi[it+j+nv/2]=fi[it+j]-poddi; 
fr[it+j]=fr[it+j]+poddr; 
fi[it+j]=fi[it+j]+poddi;} 
It should be noted that in the FFT computation, each input / output values are set to two storage units: 
the real part and the imaginary part. Taking into account the first level of the input of butterfly operation is 
the A / D sampling data which only has the real part, when initializing the input data the imaginary unit 
will be cleared and A / D sampling data are stored into the real unit. So the FFT will be divided into the 
real part calculation and the imaginary part calculation. 
4. Sampling frequency 
From the point of view of computing and storage, the analog signal processing in DSP can be only for 
a limited length of the discrete sequence. Therefore, continuous current and voltage signals and the 
continuous spectrum in power system must be discrete sampled and truncated, and then be recovered by a 
certain treatment to get the waveform characteristics of original signal. When the discrete sampling 
interval is too far, some of the high frequency signal will be confused to be processed as low-frequency 
signal and to cause signal aliasing. From the point of view of FFT, that is the frequency spectrum aliasing 
which is also known as folding distortion, resulting in some data loss, and discrete signals can not truly 
reflect the original information. Therefore, to get accurate measurement results, a single cycle of sampling 
points must be enough that is to say the sampling frequency is high enough. Despite the higher the 
frequency, the more intensive sampling and the more approximate the original discrete signal, the 
corresponding amount of stored data will be greater and time of FFT computation will be longer, and the 
burden of DSP will be heavier, then the speed of protection is correspondingly weakened. In summary, a 
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reasonable sampling frequency should not cause frequency aliasing and excessive increase in workload of 
DSP. 
According to Nyquist sampling theorem, to avoid frequency aliasing sf should not be less than twice 
the highest frequency of the sampling frequency mf  required to analyze, that is 2s mf f≥ . Because a 
greater impact in the power system harmonics is less than 1 kHz, it is generally only care about the 
harmonic rate within 19th harmonic. Taking into account the binary representation and the FFT 
calculation, 16/32/64/128 times the power frequency is generally preferable. Distance protection in this 
unit will select sampling points as 64 points. TMS320F2812 with special operation unit, accumulator, 
hardware multiplier, and processing speed of 150 MIPS, is fully able to meet the performance and fast 
action on the request of the device, nor will bring heavy load to the system. 
5. Conclusion 
Fault simulation data derived from 110 kV Transmission Line built by MATLAB is calculated and 
analyzed, the results are sent to ARM via SPI interface, the switch outputs are sent to the relays connected 
to output I / O of the DSP. The timely and accurate action proved that the device can order protective 
action normally to do the trip control. The dual CPU system formed by DSP and ARM has compact 
hardware architecture, is scalability and of high reliability. The software resources are rather rich, and data 
processing capability is great, protection and powerful for 110KV and below the power system. 
Meanwhile, the protection is very strong. 
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